



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/734,398

12/12/2003

Ronald C. Meadows

5308-376

1180

20792

7590

11/28/2005

MYERS BIGEL SIBLEY & SAJOVEC
PO BOX 37428
RALEIGH, NC 27627

EXAMINER

MAI, ANH D

ART UNIT

PAPER NUMBER

2814

DATE MAILED: 11/28/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/734,398

Applicant(s)

MEADOWS, RONALD C.

Examiner

Anh D. Mai

Art Unit

2814

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 07 November 2005.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1,4-8,10-20 and 28-30 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1,4-8,10-20 and 28-30 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on November 7, 2005 has been entered.

Status of the Claims

2. Amendment filed November 7, 2005 has been entered. Claim 2 has been cancelled. Claims 1 and 15 have been amended. Claims 1, 4-8, 10-20 and 28-30 are pending.

Claim Objections

3. The numbering of claims is not in accordance with 37 CFR 1.126 which requires the original numbering of the claims to be preserved throughout the prosecution. When claims are canceled, the remaining claims must not be renumbered. When new claims are presented, they must be numbered consecutively beginning with the number next following the highest numbered claims previously presented (whether entered or not).

Misnumbered claims (second claim number 28 and claim 29) have been renumbered 29 and 30, respectively.

This is twice objected.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claims 1, 4-8, 10-20 and 28-30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Morse (U.S. Patent No. 6,534,857), in view of Palmour (U.S. Patent No. 5,270,554) all of record.

With respect to claim 1, Morse teaches a semiconductor device substantially as claimed including:

a plurality of unit cells (24_{1-n}) connected in parallel, the unit cells (24) each having a gate finger (24), wherein a pitch between the gate fingers (24) is varied in a predetermined pattern between the gate fingers (24) so as to provide a non-uniform pitch between the gate fingers (24), wherein the predetermined pattern of non-uniform pitch between the gate fingers (24) provides substantially uniform junction temperature to a substantial majority of the gate fingers (24) during high frequency operation. (See Figs. 7-8).

Morse further teaches the invention is related to semiconductor device, particularly, a high frequency FET power cell.

Thus, Morse is shown to teach all the features of the claim with the exception of explicitly indicating the high frequency FET cell are RF.

However, Palmour teaches a similar plurality of unit cells connected in parallel operate at high frequency out put of MHz and GHz, hence RF.

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention to conclude that the semiconductor device, high frequency FET power cell of Morse is an RF power device.

Regarding the “junction temperature”, since the junction is within the substrate, a measurement of the substrate temperature is indirectly measure the junction temperature, thus, the limitation is met.

With respect to claim 4, the predetermined pattern of non-uniform pitch between the gate fingers (24_{1-n}) of Morse provides a substantially uniform junction temperature to all but the outermost gate fingers (24_n) of the device when in operation. (See Fig. 8).

With respect to claim 5, the unit cells (50) of Morse comprise a plurality of unit cells arranged in a linear array.

With respect to claim 6, the unit cells (50) of Morse comprise a plurality of unit cells arrange in a two dimensional array and the non-uniform pitch gate fingers (24) are provided in at least one of the two dimensions of the two dimensional array.

With respect to claim 7, the non-uniform pitch gate fingers (24) of Morse are provided in both dimensions of the two dimensions of the two dimensional array.

With respect to claim 8, the pitch between the gate fingers (24) varies in a substantially linear pattern from a small pitch to a larger pitch toward the center of the device.

Art Unit: 2814

With respect to claim 10, the unit cells of Morse and Palmour comprise MESFET unit cells.

With respect to claim 11, the unit cells of Morse comprise silicon carbide semiconductor device unit cells.

With respect to claim 12, the predetermined pattern of non-uniform pitch between the gate fingers (24) of Morse provides a more uniform junction temperature than a corresponding uniform gate pitch device for a particular set of operating conditions.

With respect to claims 13 and 14, the junction temperature of Morse does not differ by more than about 5 °C over at least 80% or 90% of the plurality of unit cells. (See Fig. 8).

With respect to claim 15, Morse teaches a field effect transistor substantially as claimed including:

a plurality of unit cells (24_{1-n}) electrically connected in parallel, each unit cell (24) having a source region (20) and a drain region (22); (see Fig. 1); and

a plurality of gates (24) of the unit cells (24_{1-n}), the plurality of gates (24) being electrically connected in parallel and having a non-uniform spacing between the gates (24), wherein the non-uniform spacing between the gates is provided in a pattern that provides a lower peak junction temperature during a high frequency operation than a corresponding uniform gate pitch device for a particular set of operating conditions. (See Figs. 5-8).

Regarding the RF operation and junction temperature, a similar reason as that of claim 1 also applies.

Art Unit: 2814

With respect to claim 16, the plurality of unit cells of Morse comprises a linear array of unit cells.

With respect to claim 17, the plurality of unit cells of Morse comprises a two dimensional array of unit cells.

With respect to claim 18, the non-uniform spacing of the gates (24) of Morse is in a single dimension of the two dimensional array.

With respect to claim 19, the non-uniform spacing of the gates (24) of Morse is in both dimensions of the two dimensional array.

With respect to claim 20, the plurality of unit cells of Morse comprises a plurality of silicon carbide unit cells.

With respect to claims 28 and 29, Morse teaches: a non-uniform unit cells having pitch (spacing) of 38, 30, 22 and 13 μm .

Thus, Morse is shown to teach all the features of the claim with the exception of specifically disclosing a larger spacing and a RF output power. Note that, the claimed dimensions and output powers do not appear to be critical.

However, Morse also teaches: while such dimension are not necessarily optimum, they are easily implement able.

Note that the specification contains no disclosure of either the *critical nature of the claimed dimensions or output powers* of any unexpected results arising therefrom. Where patentability is aid to based upon particular chosen dimension or upon another variable recited in

Art Unit: 2814

a claim, the Applicant must show that the chosen dimension are critical. *In re Woodruff*, 919 F.2d 1575, 1578, 16 USPQ2d 1934, 1936 (Fed. Cir. 1990).

Within purview of one having ordinary skill in the art, it would have been obvious to determine the optimum dimensions (larger spacing) of the unit cells as taught by Morse. See *In re Aller*, Lacey and Hall (10 USPQ 233-237) "It is not inventive to discover optimum or workable ranges by routine experimentation.

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention to the FETs of Morse to have larger spacing since Morse teaches that spacing is easily implemented, hence optimized.

Further, Palmour teaches an RF operated at an output power of 630 W, 158 W and 45W is obtainable.

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention to operate the power FET of Morse at the output power as taught by Palmour since an output power as high as 630 W can be easily obtainable.

With respect to claim 30, the spacing between the gates (24) of Morse varies in a substantially linear pattern from a small pitch (ends) to a larger pitch (52) toward the center of the device.

Response to Arguments


5. There is no argument provided.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Anh D. Mai whose telephone number is (571) 272-1710. The examiner can normally be reached on 8:00AM-5:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy can be reached on (571) 272-1705. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



ANH D. MAI
PRIMARY EXAMINER